mirror of
https://github.com/licsber/micropython.git
synced 2024-09-21 17:40:24 +08:00
f45412793e
This class supports SPI bus controller mode, with blocking transfers. SPI device numbers start at 0, to comply with the pinout of the Teensy boards. With the configured clock frequency the fastest baud rate is 33MHz. For messages longer 16 bytes DMA is used. The class uses the existing framework with extmod/machine_spi.c. Extended driver options: - drive=n with n being between 1 and 6 or PIN.POWER_1 to PIN.POWER_6. Since the pins used by the SPI are fixed, no Pin settings can be made. Thus the drive option is added allowing to control ringing and crosstalk on the connection. - gap_ns=nnnnn is the time between sent data items in a frame given in ns. Default is 2 clock cycles.
36 lines
1.3 KiB
C
36 lines
1.3 KiB
C
#define MICROPY_HW_BOARD_NAME "i.MX RT1010 EVK"
|
|
#define MICROPY_HW_MCU_NAME "MIMXRT1011DAE5A"
|
|
|
|
#define BOARD_FLASH_SIZE (16 * 1024 * 1024)
|
|
|
|
// i.MX RT1010 EVK has 1 board LED
|
|
#define MICROPY_HW_LED1_PIN (pin_GPIO_11)
|
|
#define MICROPY_HW_LED_ON(pin) (mp_hal_pin_high(pin))
|
|
#define MICROPY_HW_LED_OFF(pin) (mp_hal_pin_low(pin))
|
|
#define BOARD_FLASH_CONFIG_HEADER_H "evkmimxrt1010_flexspi_nor_config.h"
|
|
|
|
#define MICROPY_HW_NUM_PIN_IRQS (2 * 32)
|
|
|
|
// Define mapping logical UART # to hardware UART #
|
|
// LPUART1 on D0/D1 -> 1
|
|
// LPUART3 on A0/D4 -> 3
|
|
// LPUART4 on D6/D7 -> 2
|
|
|
|
#define MICROPY_HW_UART_NUM (sizeof(uart_index_table) / sizeof(uart_index_table)[0])
|
|
#define MICROPY_HW_UART_INDEX { 0, 1, 4, 3 }
|
|
|
|
#define IOMUX_TABLE_UART \
|
|
{ IOMUXC_GPIO_10_LPUART1_TXD }, { IOMUXC_GPIO_09_LPUART1_RXD }, \
|
|
{ 0 }, { 0 }, \
|
|
{ IOMUXC_GPIO_08_LPUART3_TXD }, { IOMUXC_GPIO_AD_07_LPUART3_RXD }, \
|
|
{ IOMUXC_GPIO_AD_02_LPUART4_TXD }, { IOMUXC_GPIO_AD_01_LPUART4_RXD },
|
|
|
|
#define MICROPY_HW_SPI_INDEX { 1 }
|
|
|
|
#define IOMUX_TABLE_SPI \
|
|
{ IOMUXC_GPIO_AD_06_LPSPI1_SCK }, { IOMUXC_GPIO_AD_05_LPSPI1_PCS0 }, \
|
|
{ IOMUXC_GPIO_AD_04_LPSPI1_SDO }, { IOMUXC_GPIO_AD_03_LPSPI1_SDI },
|
|
|
|
#define DMA_REQ_SRC_RX { 0, kDmaRequestMuxLPSPI1Rx, kDmaRequestMuxLPSPI2Rx }
|
|
#define DMA_REQ_SRC_TX { 0, kDmaRequestMuxLPSPI1Tx, kDmaRequestMuxLPSPI2Tx }
|