mirror of
https://github.com/licsber/micropython.git
synced 2024-09-20 00:50:24 +08:00
mimxrt/boards/OLIMEX_RT1010: Adjust the UART pin assignment.
Olimex asked for that, getting a UART at the UEXT1 connector as well. Signed-off-by: robert-hh <robert@hammelrath.com>
This commit is contained in:
parent
4679a90097
commit
f07f90f1ab
@ -28,7 +28,7 @@ MIMXRT1060-EVK Debug USB D0/D1 D7/D6 D8/D9
|
|||||||
MIMXRT1064-EVK Debug USB D0/D1 D7/D6 D8/D9
|
MIMXRT1064-EVK Debug USB D0/D1 D7/D6 D8/D9
|
||||||
MIMXRT1170-EVK Debug USB D0/D1 D12/D11 D10/D13
|
MIMXRT1170-EVK Debug USB D0/D1 D12/D11 D10/D13
|
||||||
Adafruit Metro M7 - D0/D1 D7/D3 A1/A0
|
Adafruit Metro M7 - D0/D1 D7/D3 A1/A0
|
||||||
Olimex RT1010Py - RxD/TxD D5/D6 -
|
Olimex RT1010Py - RxD/TxD D7/D8 D5/D6
|
||||||
Seeed ARCH MIX - J3_19/J3_20 J4_16/J4_17 J4_06/J4_07
|
Seeed ARCH MIX - J3_19/J3_20 J4_16/J4_17 J4_06/J4_07
|
||||||
================= =========== =========== =========== ===========
|
================= =========== =========== =========== ===========
|
||||||
|
|
||||||
|
@ -18,18 +18,18 @@
|
|||||||
// LPUART4 on D5/D6 -> 2
|
// LPUART4 on D5/D6 -> 2
|
||||||
|
|
||||||
#define MICROPY_HW_UART_NUM (sizeof(uart_index_table) / sizeof(uart_index_table)[0])
|
#define MICROPY_HW_UART_NUM (sizeof(uart_index_table) / sizeof(uart_index_table)[0])
|
||||||
#define MICROPY_HW_UART_INDEX { 0, 1, 4 }
|
#define MICROPY_HW_UART_INDEX { 0, 1, 3, 4 }
|
||||||
|
|
||||||
#define IOMUX_TABLE_UART \
|
#define IOMUX_TABLE_UART \
|
||||||
{ IOMUXC_GPIO_10_LPUART1_TXD }, { IOMUXC_GPIO_09_LPUART1_RXD }, \
|
{ IOMUXC_GPIO_10_LPUART1_TXD }, { IOMUXC_GPIO_09_LPUART1_RXD }, \
|
||||||
{ 0 }, { 0 }, \
|
{ 0 }, { 0 }, \
|
||||||
{ 0 }, { 0 }, \
|
{ IOMUXC_GPIO_08_LPUART3_TXD }, { IOMUXC_GPIO_07_LPUART3_RXD }, \
|
||||||
{ IOMUXC_GPIO_06_LPUART4_TXD }, { IOMUXC_GPIO_05_LPUART4_RXD },
|
{ IOMUXC_GPIO_06_LPUART4_TXD }, { IOMUXC_GPIO_05_LPUART4_RXD },
|
||||||
|
|
||||||
#define IOMUX_TABLE_UART_CTS_RTS \
|
#define IOMUX_TABLE_UART_CTS_RTS \
|
||||||
{ IOMUXC_GPIO_08_LPUART1_CTS_B }, { IOMUXC_GPIO_07_LPUART1_RTS_B }, \
|
{ IOMUXC_GPIO_08_LPUART1_CTS_B }, { IOMUXC_GPIO_07_LPUART1_RTS_B }, \
|
||||||
{ 0 }, { 0 }, \
|
{ 0 }, { 0 }, \
|
||||||
{ 0 }, { 0 }, \
|
{ IOMUXC_GPIO_AD_14_LPUART3_CTS_B }, { IOMUXC_GPIO_AD_13_LPUART3_RTS_B }, \
|
||||||
{ IOMUXC_GPIO_AD_14_LPUART4_CTS_B }, { IOMUXC_GPIO_AD_13_LPUART4_RTS_B },
|
{ IOMUXC_GPIO_AD_14_LPUART4_CTS_B }, { IOMUXC_GPIO_AD_13_LPUART4_RTS_B },
|
||||||
|
|
||||||
#define MICROPY_HW_SPI_INDEX { 0, 1, 2 }
|
#define MICROPY_HW_SPI_INDEX { 0, 1, 2 }
|
||||||
|
Loading…
Reference in New Issue
Block a user