mirrors/micropython
1
0
Fork 0
mirror of https://github.com/licsber/micropython.git synced 2024-09-20 00:50:24 +08:00
Code Issues Packages Projects Releases Wiki Activity

tests: Move port-specific test directories into tests/ports/ directory.

Browse Source 
To keep them all together, mirroring the top-level directory structure.

Signed-off-by: Damien George <damien@micropython.org>
This commit is contained in:
Damien George 2024-01-18 16:32:31 +11:00
parent f93ffc2875
commit 7bbcee3cf0
135 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

0
tests/wipy/adc.py → tests/ports/cc3200/adc.py
View File

0
tests/wipy/adc.py.exp → tests/ports/cc3200/adc.py.exp
View File

0
tests/wipy/i2c.py → tests/ports/cc3200/i2c.py
View File

0
tests/wipy/i2c.py.exp → tests/ports/cc3200/i2c.py.exp
View File

0
tests/wipy/modwipy.py → tests/ports/cc3200/modwipy.py
View File

0
tests/wipy/modwipy.py.exp → tests/ports/cc3200/modwipy.py.exp
View File

0
tests/wipy/os.py → tests/ports/cc3200/os.py
View File

0
tests/wipy/os.py.exp → tests/ports/cc3200/os.py.exp
View File

0
tests/wipy/pin.py → tests/ports/cc3200/pin.py
View File

0
tests/wipy/pin.py.exp → tests/ports/cc3200/pin.py.exp
View File

0
tests/wipy/pin_irq.py → tests/ports/cc3200/pin_irq.py
View File

0
tests/wipy/pin_irq.py.exp → tests/ports/cc3200/pin_irq.py.exp
View File

0
tests/wipy/reset/reset.py → tests/ports/cc3200/reset/reset.py
View File

0
tests/wipy/reset/reset.py.exp → tests/ports/cc3200/reset/reset.py.exp
View File

0
tests/wipy/rtc.py → tests/ports/cc3200/rtc.py
View File

0
tests/wipy/rtc.py.exp → tests/ports/cc3200/rtc.py.exp
View File

0
tests/wipy/sd.py → tests/ports/cc3200/sd.py
View File

0
tests/wipy/sd.py.exp → tests/ports/cc3200/sd.py.exp
View File

0
tests/wipy/skipped/rtc_irq.py → tests/ports/cc3200/skipped/rtc_irq.py
View File

0
tests/wipy/skipped/rtc_irq.py.exp → tests/ports/cc3200/skipped/rtc_irq.py.exp
View File

0
tests/wipy/spi.py → tests/ports/cc3200/spi.py
View File

0
tests/wipy/spi.py.exp → tests/ports/cc3200/spi.py.exp
View File

0
tests/wipy/time.py → tests/ports/cc3200/time.py
View File

0
tests/wipy/time.py.exp → tests/ports/cc3200/time.py.exp
View File

0
tests/wipy/timer.py → tests/ports/cc3200/timer.py
View File

0
tests/wipy/timer.py.exp → tests/ports/cc3200/timer.py.exp
View File

0
tests/wipy/uart.py → tests/ports/cc3200/uart.py
View File

0
tests/wipy/uart.py.exp → tests/ports/cc3200/uart.py.exp
View File

0
tests/wipy/uart_irq.py → tests/ports/cc3200/uart_irq.py
View File

0
tests/wipy/uart_irq.py.exp → tests/ports/cc3200/uart_irq.py.exp
View File

0
tests/wipy/wdt.py → tests/ports/cc3200/wdt.py
View File

0
tests/wipy/wdt.py.exp → tests/ports/cc3200/wdt.py.exp
View File

0
tests/wipy/wlan/machine.py → tests/ports/cc3200/wlan/machine.py
View File

0
tests/wipy/wlan/machine.py.exp → tests/ports/cc3200/wlan/machine.py.exp
View File

0
tests/wipy/wlan/server.py → tests/ports/cc3200/wlan/server.py
View File

0
tests/wipy/wlan/server.py.exp → tests/ports/cc3200/wlan/server.py.exp
View File

0
tests/wipy/wlan/wlan.py → tests/ports/cc3200/wlan/wlan.py
View File

0
tests/wipy/wlan/wlan.py.exp → tests/ports/cc3200/wlan/wlan.py.exp
View File

0
tests/esp32/check_err_str.py → tests/ports/esp32/check_err_str.py
View File

0
tests/esp32/check_err_str.py.exp → tests/ports/esp32/check_err_str.py.exp
View File

0
tests/esp32/esp32_idf_heap_info.py → tests/ports/esp32/esp32_idf_heap_info.py
View File

0
tests/esp32/esp32_idf_heap_info.py.exp → tests/ports/esp32/esp32_idf_heap_info.py.exp
View File

0
tests/esp32/esp32_nvs.py → tests/ports/esp32/esp32_nvs.py
View File

0
tests/esp32/esp32_nvs.py.exp → tests/ports/esp32/esp32_nvs.py.exp
View File

0
tests/esp32/partition_ota.py → tests/ports/esp32/partition_ota.py
View File

0
tests/esp32/partition_ota.py.exp → tests/ports/esp32/partition_ota.py.exp
View File

0
tests/esp32/resolve_on_connect.py → tests/ports/esp32/resolve_on_connect.py
View File

0
tests/qemu-arm/asm_test.py → tests/ports/qemu-arm/asm_test.py
View File

0
tests/qemu-arm/asm_test.py.exp → tests/ports/qemu-arm/asm_test.py.exp
View File

0
tests/qemu-arm/native_test.py → tests/ports/qemu-arm/native_test.py
View File

0
tests/qemu-arm/native_test.py.exp → tests/ports/qemu-arm/native_test.py.exp
View File

0
tests/qemu-arm/viper_test.py → tests/ports/qemu-arm/viper_test.py
View File

0
tests/qemu-arm/viper_test.py.exp → tests/ports/qemu-arm/viper_test.py.exp
View File

0
tests/renesas-ra/freq.py → tests/ports/renesas-ra/freq.py
View File

0
tests/renesas-ra/freq.py.exp → tests/ports/renesas-ra/freq.py.exp
View File

0
tests/renesas-ra/i2c.py → tests/ports/renesas-ra/i2c.py
View File

0
tests/renesas-ra/i2c.py.exp → tests/ports/renesas-ra/i2c.py.exp
View File

0
tests/pyb/modtime.py → tests/ports/renesas-ra/modtime.py
View File

0
tests/pyb/modtime.py.exp → tests/ports/renesas-ra/modtime.py.exp
View File

0
tests/renesas-ra/pin.py → tests/ports/renesas-ra/pin.py
View File

0
tests/renesas-ra/pin.py.exp → tests/ports/renesas-ra/pin.py.exp
View File

0
tests/renesas-ra/rtc_init.py → tests/ports/renesas-ra/rtc_init.py
View File

0
tests/renesas-ra/rtc_init.py.exp → tests/ports/renesas-ra/rtc_init.py.exp
View File

0
tests/renesas-ra/spi.py → tests/ports/renesas-ra/spi.py
View File

0
tests/renesas-ra/spi.py.exp → tests/ports/renesas-ra/spi.py.exp
View File

0
tests/renesas-ra/uart1.py → tests/ports/renesas-ra/uart1.py
View File

0
tests/renesas-ra/uart1.py.exp → tests/ports/renesas-ra/uart1.py.exp
View File

0
tests/pyb/accel.py → tests/ports/stm32/accel.py
View File

0
tests/pyb/accel.py.exp → tests/ports/stm32/accel.py.exp
View File

0
tests/pyb/adc.py → tests/ports/stm32/adc.py
View File

0
tests/pyb/adc.py.exp → tests/ports/stm32/adc.py.exp
View File

0
tests/pyb/adcall.py → tests/ports/stm32/adcall.py
View File

0
tests/pyb/adcall.py.exp → tests/ports/stm32/adcall.py.exp
View File

0
tests/pyb/board_pybv1x.py → tests/ports/stm32/board_pybv1x.py
View File

0
tests/pyb/board_pybv1x.py.exp → tests/ports/stm32/board_pybv1x.py.exp
View File

0
tests/pyb/can.py → tests/ports/stm32/can.py
View File

0
tests/pyb/can.py.exp → tests/ports/stm32/can.py.exp
View File

0
tests/pyb/can2.py → tests/ports/stm32/can2.py
View File

0
tests/pyb/can2.py.exp → tests/ports/stm32/can2.py.exp
View File

0
tests/pyb/dac.py → tests/ports/stm32/dac.py
View File

0
tests/pyb/dac.py.exp → tests/ports/stm32/dac.py.exp
View File

0
tests/pyb/extint.py → tests/ports/stm32/extint.py
View File

0
tests/pyb/extint.py.exp → tests/ports/stm32/extint.py.exp
View File

0
tests/pyb/i2c.py → tests/ports/stm32/i2c.py
View File

0
tests/pyb/i2c.py.exp → tests/ports/stm32/i2c.py.exp
View File

0
tests/pyb/i2c_accel.py → tests/ports/stm32/i2c_accel.py
View File

0
tests/pyb/i2c_accel.py.exp → tests/ports/stm32/i2c_accel.py.exp
View File

0
tests/pyb/i2c_error.py → tests/ports/stm32/i2c_error.py
View File

0
tests/pyb/i2c_error.py.exp → tests/ports/stm32/i2c_error.py.exp
View File

0
tests/pyb/irq.py → tests/ports/stm32/irq.py
View File

0
tests/pyb/irq.py.exp → tests/ports/stm32/irq.py.exp
View File

0
tests/pyb/led.py → tests/ports/stm32/led.py
View File

0
tests/pyb/led.py.exp → tests/ports/stm32/led.py.exp
View File

0
tests/pyb/modstm.py → tests/ports/stm32/modstm.py
View File

0
tests/pyb/modstm.py.exp → tests/ports/stm32/modstm.py.exp
View File

0
tests/renesas-ra/modtime.py → tests/ports/stm32/modtime.py
View File

0
tests/renesas-ra/modtime.py.exp → tests/ports/stm32/modtime.py.exp
View File

0
tests/pyb/pin.py → tests/ports/stm32/pin.py
View File

0
tests/pyb/pin.py.exp → tests/ports/stm32/pin.py.exp
View File

0
tests/pyb/pyb1.py → tests/ports/stm32/pyb1.py
View File

Some files were not shown because too many files have changed in this diff Show More